[1] MALINIAK D. Assertion-based verification smoothes the road to IP reuse[EB/OL].http://www.eleccdesign.com/Articles/Index.cfm?AD=1&ArtideID=2748, Electronic Design Technology Report: 2748, 2002-09-15. [2] VERITABLE Inc.. Formal validation manual[EB/OL]. http://www.veritable.com, 2003-06.
[3] SCHUTTEN R, FITZPATRICK T. Design for verification - blueprint for productivity and product quality[EB/OL]. http://www.synopsys.com/products/simulation/dfv_wp.html, 2003-12.
[4] STARC. Call for technology innovation for efficient SoC design[EB/OL].http://www.starc.or.jp/kaihatu/ipgr/drlib/images/dr100e.pdf, 2001-08-23.
[5] CLARKE E M, GRUMBERG J O, PELED D A. Model checking[M].MA,USA:MIT Press, 1999.
[6] ALBIN K. Nuts and bolts of core and SOC verification[A]. Proceedings of 38th DAC[C]. Las Vegas,NV,USA:SIGDA, 2001. 249-252.
[7] LI Wen, WANG Hengcai, TANG Zhimin. Design and implementation of a CPU chip hardware test and debug platform[J]. Journal of Computer Research & Development, 2003, 40(6):884-888 (in Chinese). [李 文, 王恒才, 唐志敏. 一种CPU芯片硬件验证调试平台的设计与实现[J]. 计算机研究与发展, 2003, 40(6):884-888.]
[8] BURCH J R, CLARKE E M, MCMILLAN K L, et al. Symbolic model checking 10E20 states and beyond[A]. Proceedings of 5th Annual IEEE Symposium on Logic in Computer Science[C]. Philadelphia,PA,USA: IEEE Computer Society Press, 1990. 428-439.
[9] GANAI M, AZIZ A, KUEHLMAN A. Enhancing simulation with BDDs and ATPG[A]. Proceedings of 36th DAC[C]. New Orleans,ME,USA:SIGDA, 1999. 385-390.
[10] HO P H, SHIPLE T R, HARER K, et al. Smart simulation using collaborative formal and simulation engines[A]. Proceedings of ICCAD 2000[C].Piscataway,NJ,USA: IEEE Press, 2000. 120-126.
[11] BEI Jinsong, LI Hongxing, BIAN Jinian, et al. S2-FSM: a verification-oriented model of synchronous sequential circuits and its modeling algorithm[J]. Journal of Computer-Aided Design & Computer Graphics, 1999,11(3):196-199 (in Chinese). [贝劲松, 李洪星, 边计年, 等. 形式验证中同步时序电路的VHDL描述到S2-FSM的转换[J]. 计算机辅助设计与图形学学报, 1999, 11(3):196-199.]
|